This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
☐ OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

HEER HOME ! SEARCH HEER ! SHOP ! WEB ACCOUNT ! CONTACT HEER



Mem	persi	hip	Publ	icati	ens/S	ervices	Sta
	******	*******	***************************************				
		i will	and	\\\	888		
	(www.						
						Hilliani	*******

IEEE Xplore® 1 Million Doguments 1 Million Users

» Search Results

Membership	Publications/Ser	rvices S	tandards	Conferences	Careers/Jobs
JSS	3/0/	2/2		United States Pa	Welcome tent and Tradem

			ome and Trademark Office	i Million i I Million i
Help FAQ Terms IEEE F	eer Review Quic	k Links		» Search i
O- Home O- What Can I Access? O-Log-out	A maximum of 500 Descending order Refine This Searce	ch:	15 to a page, sorted by	
	in the text box.		Search	ion or entering a new one
O- Journals & Magazines	'pipeline stage' ded Check to search	coder h within this result set		•
Conference Proceedings Standards	Results Key: JNL = Journal or f	Magazine CNF = Confe	rence STD = Standard	d
Session By Author Basic Advanced	Results: No documents m	natched your query.		•
O- Join IEEE O- Establish IEEE Web Account	,			
Access the IEEE Member Digital Library				

📥 Print Format

> Access the IEEE Enterprise File Cabinot

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Piease | Release Notes | IEEE Online Publications | Help. | EAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

Subsector (Full Service) Register (Limited Service, Frex) 1,000

The ACM Digital Library
The Guide

"pipeline stage" "state machine" "current state" "previous state



THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Terms used pipeline stage state machine current state previous state decoder activation pattern reconfigurable data stream multi standard

Found 204 of 142, 983

Sort results by relevance

Save results to a Binder

Try an Advanced Search Try this search in The ACM Guide

Display results expanded form

Open results in a new window

Results 21 - 40 of 200

Result page: previous 1 2 3 4 5 6 7 8 9 10 next

Best 200 shown

Search Tips

A reconfigurable arithmetic array for multimedia applications Alan Marshall, Tony Stansfield, Igor Kostarnov, Jean Vuillemin, Brad Hutchings

February 1999 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays

Full text available: (xif(2.02.MS))

Additional Information: full citation, references, citiogs, index farms.

Keywords: 4-bit ALU, FPGA, multimedia, reconfigurable computing

22 Novel devices and approaches to programmable devices: A magnetoelectronic macrocell employing reconfigurable threshold logic

Steve P. Ferrera, Nicholas P. Carter

February 2004 Proceeding of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays

Full text available: pdf(288.34,KB)

Additional Information: tell-offation, abstract, references, index.terms.

In this paper, we introduce a reconfigurable fabric based around a new class of circuit element: the hybrid Hall effect (HHE) magnetoelectronic device. Because they incorporate a ferromagnetic element, HHE devices are inherently non-volatile, retaining their state without a power supply. In addition, HHE devices are extremely well-suited to implementing threshold logic circuits, which allows many complex logic functions to be implemented in fewer gates than are required in systems based on AND-O ...

Keywords: PLA/CPLD, lookup table, magnetoelectronic circuits, non-volatility, threshold logic, wired-and logic

Poster session: Reconfigurable randomized K-way graph partitioning

Fatih Kocan

February 2003 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays

Full text available: pxt(187.95 EE)

Additional Information: tuli-citation, abstract

In this paper, a randomized k-way graph partitioning algorithm is mapped onto reconfigurable hardware. The randomized algorithm relies on repetitive running of the same algorithm with different random number sequences to achieve the (near-)optimal solution. The run-time and hardware requirements of this reconfigurable solution per a random number sequence are O(|V|-K) cycles and $O(|V|\log|V|+|E|)$ gates and flip-flops, respectively. Performance is improved further at the expense of more hardware b \dots

²⁴ PipeRench: a co/processor for streaming multimedia acceleration

Seth Copen Goldstein, Herman Schmit, Matthew Moe, Mihai Budiu, Srihari Cadambi, R. Reed Taylor, Ronald Laufer

May 1999

ACM SIGARCH Computer Architecture News, Proceedings of the 26th annual international symposium on Computer architecture, Volume 27 Issue 2

Full text available:

Additional Information

Results (page 2): "pipeline stage" "state machine" "current state" "previous state" decoder "activation pat... Page 2 of 5



folicitation, abstract, references, citings, index ferms

Future computing workloads will emphasize an architecture's ability to perform relatively simple calculations on massive quantities of mixed-width data. This paper describes a novel reconfigurable fabric architecture, PipeRench, optimized to accelerate these types of computations. PipeRench enables fast, robust compilers, supports forward compatibility, and virtualizes configurations, thus removing the fixed size constraint present in other fabrics. For the first time we explore how the bit-widt ...

25	Memory hierarchy reconliguration for energy and performance in general-burpose processor	
	architectures Rajeev Balasubramonian, David Albonesi, Alper Buyuktosunoglu, Sandhya Dwarkadas December 2000 Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture	فلتنتين
	Full text available: Port 155.56 kills (2) p	
26	Power-efficient layered turbo decoder processor J. Dielissen, J. van Meerbergen, M. Bekooij, F. Harmsze, S. Sawitzki, J. Huisken, A. van der Werf March 2001 Proceedings of the conference on Design, automation and test in Europe	00000000
	Full text available: Cod(189.59.KB) Additional Information: fust catation, setterances, index terms	
27	Interval scripts: a programming paradigm for interactive environments and agents Claudio S. Pinhanez, Aaron F. Bobick May 2003 Personal and Ubiquitous Computing, Volume 7 Issue 1	***************************************
	Full text available: Part (1.08 Mis) Additional Information: http://diation.abstract.index.farms	
	In this paper we present <i>interval scripts</i> , a new paradigm for the programming of interactive environments and computer characters. In this paradigm, actions and states of the users and the system computational agents are associated with temporal intervals. Programming is accomplished by establishing temporal relationships as constraints between the intervals. Unlike previous temporal constraint-based programming languages, we employ a strong temporal algebra based in Allen's interva	
	Keywords : Interactive spaces, Programming paradigms, Programming with constraints, System architecture, Temporal reasoning, Ubiquitous computing	
28	DiscoTect: A System for Discovering Architectures from Running Systems May 2004 Proceedings of the 26th International Conference on Software Engineering	20000000
	Full text available: Size Additional Information: full: obtation, abstract Size.	
	One of the challenging problems for software developersis guaranteeing that a system as built is consistentwith its architectural design. In this paper we describe atechnique that uses run time observations about an executingsystem to construct an architectural view of thesystem. With this technique we develop mappings that exploit regularities in system implementation and architecturalstyle. These mappings describe how low-levelsystem events can be interpreted as more abstract architecturalopera	
29	Simple, state-based approaches to program-based anomaly detection C. C. Michael, Anup Ghosh	***************************************
	August 2002 ACM Transactions on Information and System Security (TISSEC), Volume 5 Issue 3 Full text available: (40.55.57.8.8) Additional Information: bull citation, abstract, references, estings, index.terms.	
	This article describes variants of two state-based intrusion detection algorithms from Michael and Ghosh [2000] and Ghosh et al. [2000], and gives experimental results on their performance. The algorithms detect anomalies in execution audit data. One is a simply constructed finite-state machine, and the other two monitor statistical deviations from normal program behavior. The performance of these algorithms is	

http://portal.acm.org/results.cfm?query=%22pipeline%20stage%22%20%22state%20machine%22%20%22... 9/27/04

Keywords: Anomaly detection, finite automata, information system security, intrusion detection, machine

evaluated as a function of the amount of available training data, and they are compar ...

Results (page 2): "pipeline stage" "state machine" "current state" "previous state" decoder "activation pat... Page 3 of 5

learning

30	Mercalization	on using timelines			
	Gerald M. Ka	aram			***************************************
	August 1994	Proceedings of the 1994 analysis	ACM SIGSOFT international symposium on Soft	ware testing and	
	Full text available	er toxii(1.45.ME)	Additional Information: http://deathou.abstract.paferences.chings.index.information		
	events w generato timeline (ould represent state chang r creates the graphical visu display generators based o	alization of events over time. For example, in concurre es for some system object (such as a task or variable) alization from some record of events. This paper repor n a formal model of event history and the objectives o eline display generator is compl	rts on a model for	
31	Session 10 description		deisgn synthesis; Synthesis of operation-centric	<u>hardware</u>	
	James C. Ho	oe, Arvind	0 IEEE/ACM international conference on Comput	er-aided design	
		e: 📆 pa((.1.12.54.K&)	Additional Information: figlic glission, substract, references, editions	er-alaca design	
	Most har (CFSM) a concurre Design m	dware description framewo as the underlying abstractio ncy by scheduling the exac nistakes are common in coc	rks, whether schematic or textual, use cooperating finer. In the CFSM framework, a designer explicitly manate cycle-by-cycle interactions between multiple concurrordinating interactions between two state machines be mantically coupled. It is also difficult to modify	ges the ent state machines.	
32	Modeling f	or text compression		(
	Timothy Bel December 1989	II, Ian H. Witten, John G. C ACM Computing Survey	leary rs (CSUR), Volume 21 Issue 4	,	
	Full text available	e: Adlik 54 MS)	Additional Information: fell citation, assisted, references, chirgs, index terms,	CENTENT.	
	next. The informat strategie	e actual next characters are ion. Models are best formeds s for adaptive modeling that	sion use large models to help them predict which chard e coded with respect to the prediction, resulting in con d adaptively, based on the text seen so far. This paper at are suitable for use in practical text compression sys es: finite-context modeling, i	npression of surveys successful	
33	Low power	r DSP's for wireless com	munications (embedded tutorial session)		
	Ingrid Verb	auwhede, Chris Nicol	0 international symposium on Low power electro	nics and design	200000000
	Full text availabl	le: ## p.d((474.32.KB)	Additional Information: full offation, abstract, references, chings, index fattus.		
	infrastru (DSPs). that mak commun	cture are the major drivers In this tutorial, an overviev kes them well suited to exe lications systems. DSP proc	specifically, the fast growing penetration of cellular pl for the development of new programmable Digital Sig will be given of recent developments in DSP processo cute computationally intensive algorithms typically four sessors have adapted instruction sets, memory archi	gnal Processors or architectures, and in	٠
	Keywor	ds : architectures, digital si	gnal processing, programmable processors, wireless c	ommunications	
34		askin, Lee A. Hollaar	ware-based pettern matcher atabase Systems (TODS), Volume 8 Issue 1		********
	Full text available	le: 📆 aa(U.84.MG)	Additional Information: राजी अर्थवर्धाता, बर्वजास्वर, महिल्लावर्का, व्योगहरू, हेल्ल्य विकास		
	backend on a unic among a	ed database processor in a que implementation technica number of simple digital r	class of hardware-based pattern matchers, such as wo full-text or other retrieval system, is presented. This i que for finite state automata consisting of partitioning nachines. It avoids the problems generally associated state table memories, complex cont	recognizer is based the state table	
		r ds : backend processors, co , text searching	omputer system architecture, finite state automata, fu	II text retrieval	

	35 <u>DPGA utilization and application</u> André DeHon February 1996 Proceedings of the 1996 ACM fourth international symposium on Field-programmable	
	gate arrays Full text available: ক্রানের 2.20 KBi Additional Information: ডি.এইফারেন ফেরিরেন্ডের, সেটিয়ের, সির্বর্গনির বিভাগনির	
	Dynamic translation: Retargetable and reconfigurable software dynamic translation K. Scott, N. Kumar, S. Velusamy, B. Childers, J. W. Davidson, M. L. Soffa March 2003 Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization	***************************************
	Full text available: Fublisher Site Additional Information: bull planten, abstract, references, index.terms.	
	Software dynamic translation (SDT) is a technology that permits the modification of an executing program's instructions. In recent years, SDT has received increased attention, from both industry and academia, as a feasible and effective approach to solving a variety of significant problems. Despite this increased attention, the task of initiating a new project in software dynamic translation remains a difficult one. To address this concern, and in particular, to promote the adoption of SDT techn	•
	 Poster session: FPGAs in critical hardware/software systems Adrian J. Hilton J. Adrian J. Hilton, Gemma Townson, Jon G. Hall February 2003 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field 	
	programmable gate arrays Full text available: இல்(167.95 KB) Additional Information: bili.cliation, abstract	
	FPGAs are being used in increasingly complex roles in critical systems, interacting with conventional critical software. Established safety standards require rigorous justification of safety and correctness of the conventional software in such systems. Newer standards now make similar requirements for safety-related electronic hardware, such as FPGAs, in these systems. In this paper we examine the current state-of-the-art in programming FPGAs, and their use in conventional (low-criticality) hard	
	38 Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test	
	<u>Data Compression/Decompression</u> P. Gonciari, B. Al-Hashimi, N. Nicolici March 2002	
	Full text available: Substitute Publisher Additional Information: full citation, status.cf Site Publisher Publisher Additional Information: full citation, status.cf	
	This paper proposes a new test data compression/decompression method for systems-on-a-chip. Themethod is based on analyzing the factors that influencetest parameters: compression ratio, area overhead and testapplication time. To improve compression ratio, the newmethod is based on a Variable-length Input Huffman Coding(VIHC), which fully exploits the type and length of the patterns, as well as a novel mapping and reordering algorithmproposed in a pre-processing step. The new VIHC algorithmis comb	
	Poster session: An estimation and exploration methodology from system-level specifications: application to FPGAs	
,	Sebastien Bilavarn, Guy Gogniat, Jean Luc Philippe February 2003 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays	
	Full text available: Additional Information: tuli gitation, abstract	
	Rapid evaluation and design space exploration from early specifications are important issues in the design cycle. We propose an original area vs. delay estimation methodology that targets reconfigurable architectures. Two main steps compose the estimation flow: i) structural estimations where architectural solutions are defined at the RT level, this step is technological independent and performs an automatic design space exploration and ii) physical estimations which perform technology mapping t	
	Automating process discovery through event-data analysis Jonathan E. Cook, Alexander L. Wolf April 1995 Proceedings of the 17th international conference on Software engineering	X00000000
	Full text available: Additional Information:	

Results.(page 2): "pipeline stage" "state machine" "current state" "previous state" decoder "activation pat... Page 4 of 5

Scatt (194 MB)

full citation, references, citings, index terms

Results 21 - 40 of 200

Result page: <u>previous 1</u> 2 3 4 5 6 7 8 9 10 next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2004 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adabe Acrobet QuickTime W Windows Media Player Roal Pla

Keywords: FPGA, P4, computer networking, flexibility, hardware, performance, programmable logic devices,

ACM Transactions on Software Engineering and Methodology (TOSEM), Volume 7 Issue 3

programmable networks, protocol processing

Jonathan E. Cook, Alexander L. Wolf

Discovering models of software processes from event-based data

Pipelined architectures: MaRS: a macro-pipelined reconfigurable system

the hardware's capabilities that can be implemented in any (unmodified) objec ...

Nozar Tabrizi, Nader Bagherzadeh, A April 2004 Proceedings of the fi i	Amir H. Kamalizad, Haitao Du rst conference on computing frontiers on Computing frontiers
Full text available: 📆 pat(1931.48.808).	Additional Information: bull cliation, abstract, references, index terms.
itself to the computation-/data-ir communication between the proc free network, avoiding any conce	able, parallel computing engine with special emphasis on scalability, lending ntensive multimedia data processing and wireless communication. Global cessing elements (PEs) in MaRS is performed through a 2D-mesh deadlockerns due to non-scalable bus-based communication. Additionally, we have r-PE connection realized by distributed shared regis
Keywords: 2D-mesh network, N communication	MIMD, computer graphics, multimedia, reconfigurable architectures, wireless
r	
The design of dynamically recon Zhining Huang, Sharad Malik, Nahri May 2004 ACM Transactions on	figurable dalapath coprocessors Moreano, Guido Araujo Embedded Computing Systems (TECS), Volume 3 Issue 2
Full text available: p:ff(467.82.83)	Additional Information: tuli-citation, abstract, references, index.farms.
specific integrated circuit (ASIC) amortize these high costs has be medium-volume products. This h these so-called programmable pl	ring and mask costs are making it harder to turn to hardwired application solutions for high-performance applications. The volume required to seen increasing, making it increasingly expensive to afford ASIC solutions for has led to designers seeking programmable solutions of varying sorts using latforms. These programmable platforms span a lar rse-grain reconfigurable fabric, datapath synthesis, interconnection design,
next-generation reconfigurable s Ingrid Verbauwhede, Patrick Schau	
April 2004 Proceedings of the fi	Additional Information: bull cliation, abstract, references, index.terms.
New applications and standards the target architecture. The next applications in a portable, low-e	are first conceived only for functional correctness and without concerns for t challenge is to map them onto an architecture. Embedding such nergy context is the art of molding it onto an energy-efficient target nergy efficient execution. With a reconfigurable architecture, this task ere the architecture adapts to the application and vice-vers
Keywords: embedded, real-tim	ne systems
13 System-level power optimization Luca Benini, Giovanni de Micheli April 2000 ACM Transactions or	n: techniques and tools 1 Design Automation of Electronic Systems (TODAES), Volume 5 Issue 2
Full text available: part(385.22 AB)	Additional Information: Edicatation, abstract, references, citings, index terros.
consisting of a hardware platfor that consume energy, namely or reducing their energy consumpt	thods for energy-efficient system-level design. We consider electronic sytems mand software layers. We consider the three major constituents of hardware omputation, communication, and storage units, and we review methods of ion. We also study models for analyzing the energy cost of software, and ftware design and compilation. This survery

March 2001 Proceedings of the conference on Design, automation and test in Europe

Full text available: (xxf768 00 KB) Additional Information: fuel estation, references, citings, index ferms

15 Software for Reconfigurable Systems: Performance-constrained pipelining of software loops onto reconfigurable hardware Greg Snider

A new high speed architecture for a BCH successive erasure decoder is presented. The Berlekamp-Massey based decoder by Sarwate and Shanbhag is extended to handle successive erasures. The critical path in the calculation submodules is increased from Tadd+Tmult to Tadd+Tmult+Tmux. The proposed architecture is implemented exemplary for a BCH(63,45,7) code with up to two erasures on a XILINX Spartan2E300-7. Thus a clock frequency of 95 MHz is reached using 47% of the available slices instead of 105 ...

Results 1 - 20 of 200

Result page: 1 2 3 4 5 5 7 6 9 10 next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2004 ACM, Inc.

Terms of Usage Privacy Policy Code of Ethics Contact Us.

Useful downloads: Adobe Acrobat QuickTime Works Media Playe:



Web Images Groups News Froogle more

"pipeline stage" "state machine" decoder re

Advanced Search Preferences

Web Results 1 - 4 of about 5 for "pipeline stage" "state machine" decoder reconfigurable "current" "previous state" (0.25 seconds)

Tip: Try removing quotes from your search to get more results.

[PDF] Optimal Algorithms for GSM Viterbi Modules

File Formst PDF/Adobe Acrobat - View as HTML

... 23 2.9 Encoder state machine 5.1 Modified pipeline stage

1 82 ... Chapter 3 Decoder Design describes ...

www.imm.dtu.dk/pubdb/views/ edoc_download.php/2522/pdf/imm2522.pdf - Similar pages

Online Check and Recovery Techniques for Dependable Embedded ...

... decoder (such as register select errors), ... we designed check units for state machine online observation ... state observation unit by pipeline stage; thus modified ...

doi.ieeecomputersociety.org/10.1109/40.958697 - Similar pages

Participants

... SiGe technology and our Turbo **decoder** design: - http ... MOD) of instructions and interrupts per **pipeline stage**. ... control unit is driven by the finite **state machine**. ...

users.ece.gatech.edu/limsk/ubooth/detail03.html - 91k - Cached - Similar.pages

IPDF] DSP ALGORITHMS AND ARCHITECTURES FOR TELECOMMUNICATION

File Format: PDF/Adobe Acrobat - View as HTML

... 36 3.2.1 Tree based decoding 36 3.2.2 Symbol parallel decoding 37 3.3 VLC decoder

with simplified length decoder 40 3.6 Length decoder implementation

www.es.isy.iiu.se/staff/mikaeli/phd/phd.pdf - Similar pages

In order to show you the most relevant results, we have omitted some entries very similar to the 4 already displayed. If you like, you can repeat the search with the omitted results included.

Free! Get the Google Toolbar. Download Now - About Toolbar

Gargic - ∰ Search Web → 🗗 49 Pop-ups blocked 💋 News 🖫 AutoFill 🔌

"pipeline stage" "state machine" (Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2004 Google